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Flying-Capacitor Buck PFC Rectifier  
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Senior Member, IEEE and S. Y. (Ron) Hui, Fellow, IEEE 
Abstract— Active pulsating-power-buffering (PPB) is an effective technique to reduce the energy storage 
requirement of a single-phase power-factor-correction (PFC) rectifier. Existing single-phase solutions with 
active PPB, however, generally suffer from high voltage stresses, leading to increased power losses as well as 
the need for high-voltage-rating semiconductor switches. Previous works have been focusing on two-level 
switching converter configurations, and thus have failed to address the high-voltage-stress problem. In this 
paper, a single-phase three-level flying-capacitor PFC rectifier with PPB embedded switching is proposed. 
The flying capacitor not only clamps the voltage stresses of all power devices but also functions as a PPB 
capacitor. The operating principles, control methods, and design guidelines are detailed and the feasibility of 
the proposed converter is verified through a 48-W (48-V/1-A) hardware prototype. The proposed rectifier is 
shown to achieve nearly 50% reduction of the voltage stresses, 72% reduction of the buffering capacitor’s 
volume and 23.8% reduction of the magnetic core size, as compared to a state-of-the-art two-level solution 
recently proposed. This new approach of formulating single-phase PFC rectifiers with active PPB could 
dramatically boost the system’s efficiency and power density whilst reducing cost. 
Index Terms—buck PFC rectifier, active power decoupling, three-level flying capacitor, automatic power 
decoupling.  
I. INTRODUCTION 
Single-phase power-factor-correction (PFC) rectifiers with simultaneous high power-density, high 
conversion efficiency and high reliability (H3) are particularly desirable in many emerging applications such 
as LED driving (which requires a long service lifetime and a small form factor) [1]–[6] and quick charging 
for mobile phones (which demands a portable design and a high power efficiency) [7]–[9]. One critical 
challenge for conventional single-phase PFC rectifiers towards achieving H3 is the use of electrolytic 
capacitors (E-caps) which are employed for buffering the double-line-frequency pulsing ripple power inherent 
in single-phase PFC rectifiers [10]–[14] (see Cb in Fig. 1(a)). On one hand, E-caps are known to have a 
relatively short lifetime (e.g. <7,000 hours at 105℃) [15]. On the other hand, conventional single-phase 
rectifiers employing a two-port configuration (an ac port and a dc port) dictate a significant amount of energy 
storage capacity in Cb due to stringent dc-link voltage ripple requirement, thereby significantly increasing the 
overall volume of the system. The use of state-of-the-art semiconductor technology such as SiC and GaN can 
dramatically boost the system performance in terms of conversion efficiency and power density, However, as 
pointed out in [16], the use of ideal switch is not enough, and that further improvement is essentially attributed 
to advancement in passive components. In response to this developing trend, new derivatives of single-phase 
PFC rectifiers with a three-port architecture have been developed (see Fig. 1(b)). In this configuration, Cb is 
attached to a third ripple port, thus having the freedom to perform large voltage fluctuation (see Δvc). As the 
power of Cb is proportional to Δvc, only a small Cb is needed to buffer the ripple power given a large Δvc. 
Consequently, non-electrolytic capacitors such as film or laminated ceramic capacitors which are more 
reliable and compact can be adopted for Cb in this three-port configuration [17]. In literature, the methods of 
augmenting a third ripple port are referred to as active pulsating power buffering (PPB). 
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Fig. 1. Power conversion architecture of (a) conventional single-phase power converter with passive PPB and (b) three-port 
architecture with active PPB. 
One simple means to achieving active PPB is to directly connect a bidirectional dc active filter in parallel 
(or series) to the dc-link [18]–[21]. Despite the effectiveness of energy reduction in Cb, the need for extra 
power electronics to construct a dc active filter compromises the effectiveness of volume reduction. In [22]–
[25] the authors reported an integrated solution requiring no extra active switches for achieving active PPB, 
by sharing the use of active switches between a PFC rectifier and an active dc filter. Recently, a new concept 
called PPB embedded switching is further investigated which can reduce the number of both active and passive 
components [26]–[29]. With this concept, extra switching states (i.e., a capacitor charging state and a 
discharging state) are deliberately introduced into each switching cycle of the original PFC rectifier to perform 
active PPB, thereby avoiding the use of extra dc active filters. While rectifiers employing PPB embedded 
switching seem to have a great potential of achieving the ultimate goal of H3 single-phase power conversion, 
existing solutions are subjected to issues of high voltage stresses. In most of the solutions reported, the active 
switches and the diodes must withstand a peak voltage stress up to Vac+Vdc, where Vac is the peak ac voltage 
and Vdc is the output voltage, leading to high switching and conduction losses as well as the mandatory use of 
high-voltage rating semiconductors which are generally expensive. In [30], a three-level flying-capacitor 
buck-boost PFC rectifier is reported achieving low voltage stress, however, a limitation of the circuit is its 
output voltage must be higher than Vac/2. In [31], a three-level flying-capacitor inverter is also reported with 
low voltage stress, however the double-line frequency ripple power can’t be totally buffered by flying 
capacitor in this inverter.  
In this paper, a high-power density and low-voltage-stress buck PFC rectifier is proposed to overcome the 
drawbacks of previous solutions. In particular, the typical three-level flying-capacitor rectifier topology and 
the PPB embedded switching concept are the fundamental building blocks for the proposed solution. The 
fundamental concept behind the proposed rectifier is inspired by the work of [14] and [26]. The proposed 
rectifier enjoys all the benefits of a typical multi-level converter such as low voltage stresses and reduced 
magnetics usage. Additionally, no E-cap is needed as active PPB is embedded. The operating principles, 
control method and design considerations of the rectifier are detailed in Section II to IV. As a benchmark, a 
comparison is also conducted in Section IV between the proposed PFC rectifier and the conventional buck 
PFC rectifier. The feasibility of the proposed E-cap-less three-level PFC rectifier is experimentally illustrated 
for a 48-W prototype. Section V provides a description of the experimental work, and a discussion on both 
the steady-state and the transient performances. Finally, Section VI gives the conclusions of the paper. 
II. SINGLE-PHASE THREE-LEVEL FLYING-CAPACITOR BUCK PFC RECTIFIER 
A. Circuit Configuration 
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Fig. 2. Circuit diagrams of (a) conventional buck PFC rectifier and (b) the proposed three-level flying-capacitor buck PFC 
rectifier. 
Fig. 2 (a) and (b) respectively illustrates the conventional buck PFC rectifier and the proposed three-level 
flying-capacitor buck PFC rectifier. Compared to the conventional solution, the proposed rectifier is 
augmented with two active switches (SB, SC), one diode (DC) and one capacitor Cb. It can be observed that the 
topology of the proposed rectifier resembles that of a typical three-level flying-capacitor rectifier, except that 
an extra active switch SC is needed, and that Cb, Cdc, and L are much smaller. As will be explained in Section 
II-B, the addition of these extra power components results in the following key advantages over conventional 
buck PFC rectifier:  
(i) reduced volume of Cb, due to the active PPB function;  
(ii) unity power factor and low THD, due to the controllability of the input current throughout the line 
period; 
(iii) reduced voltage and current stress of all switching devices; 
(iv) reduced volume of L, due to the reduced peak inductor current. 
B. Operating Principles 
To simplify the analysis, the circuit topology in Fig. 2(c) is equivalently transformed into Fig. 3(c) 
following a two-step procedure as below: 
Step 1 is to neglect the electromagnetic interference (EMI) filter and to represent the line voltage vac and 
the front-end diode bridge rectifier by a rectified sinusoidal voltage source |𝑣𝑎𝑐| that is in series with a diode 
DB (from Fig. 3(a) to (b));  
Step 2 is to replace any series connections of an MOSFET (S) and a diode (D) using a bi-quadrant switch 
(BS) that can only conduct a positive current whilst blocking voltage bi-directionally (from Fig. 3(b) to (c)).  
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Fig. 3. Equivalent circuits of the proposed PFC rectifier. 
In Fig. 3(c), the bi-quadrant switches BSB and BSC are switched complementarily. Assuming a continuous-
conduction-mode (CCM) of operation, the rectifier has four switching states as depicted in Fig. 4. In State 1 
and State 2, the inductor is energized by |𝑣𝑎𝑐| and de-energized to the load, respectively, while Cb is not 
involved in circuit operation. These two switching states are identical to those of a buck converter; In State 3 
and State 4, Cb is part of the power flow path. Specifically, Cb is discharged by a current equivalent to the 
inductor current iL in State 3 and charged by a current equivalent to iL in State 4. Thus, an extra capacitor 
charging state and a discharging state are created. By controlling the duration of State 3 and State 4, the amount 
of power flowing into/out of Cb can be actively controlled, thereby achieving active PPB. Furthermore, the 
line current |𝑖𝑎𝑐| is always controllable irrespective of the line voltage level. This is because |𝑖𝑎𝑐| equals to iL 
whenever BSB=1 (State 1 and State 4), while it equals to 0 when BSB=0 (State 2 and State 3). In contrast, |𝑖𝑎𝑐| 
cannot be controlled when |𝑣𝑎𝑐|<Vdc in the conventional buck PFC rectifier. Moreover, an additional feature 
is that the voltage ratings of SA and DA are always clamped by vc which can be designed at a low voltage level 
(as will be explained in Section IV), while those of SB, SC, and DC are also de-rated due to the series insertion 
of Cb in the power flow path. A summary of the switching states are tabulated in Table I. 
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Fig. 4. Equivalent circuits of the proposed rectifier operating in State 1–State 4. 
Table I. Summary of Switching States. 
Operating State SA BSB Cb vL 
State 1 1 1 Idle |𝑣𝑎𝑐| − 𝑣𝑑𝑐 
State 2 0 0 Idle −𝑣𝑑𝑐  
State 3 1 0 Discharge 𝑣𝑐 − 𝑣𝑑𝑐  
State 4 0 1 Charge |𝑣𝑎𝑐| − 𝑣𝑐 − 𝑣𝑑𝑐  
 
C. Steady-State Circuit Analysis 
Assuming a unity power factor and that vac and iac are pure sinusoidal waveforms, i.e., 
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where Vac and Iac are the amplitudes of vac and iac, respectively, and ω is the line frequency. Then, the 
instantaneous input power pac is 
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pac contains a double-line-frequency pulsating power pr and a constant dc power Pdc. Assuming that pr is 
fully buffered by Cb, the voltage and current of Cb can be further calculated as [22], [32] 
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where 𝑉?̅? is the average voltage of vc which is a design variable. 
With the steady-state voltage and current expressions given in (1) ‒ (4), the duty cycles of the active 
switches as well as the operating constraints of the rectifier can be obtained. Denote the durations of State 1–
State 4 in Fig. 4 as d1Ts, d2Ts, d3Ts and d4Ts respectively, where Ts is the switching period. Then,  
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From Table I, the duty cycles of the switches SA and BSB can be expressed as  
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Based on Fig. 4, the state-space-averaged line current iac, load current idc and capacitor current ic over Ts 
can be calculated as (here, the averaging operator is omitted for simplicity) 
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Equation (10) clearly indicates that ic is positive (i.e., Cb is charged) when d3 < d4 (or dA < dB), and vice 
versa, which is consistent with the observations made in Section II-B. Solution of (8)–(10) leads to  
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The duty cycles dA and dB in (11) must be within the range of 0–100%. Hence, the operating constraints of 
the proposed rectifier can be resolved as 
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Solution of |𝑖𝑎𝑐| > ic in (12) utilizing (1) and (4) suggests that 
2
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Meanwhile, solution of |𝑖𝑎𝑐| < idc in (12) reveals that  
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According to the energy conservation principle, equation (2) can be rearranged as 
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By averaging (15) over a line period Tline while combining (8) and (9), one yields 
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where Tline is an averaging operator over Tline. Equation (16) indicates that the dc voltage conversion 
characteristics of the proposed rectifier have a similar form to that of the buck converter. Based on (14) and 
(16), the rectifier is capable of producing any output voltage lower than Vac/2 provided that (12) is satisfied. 
D. Gate Signal Generation 
According to (8)–(10), d1, d2, and d4 can be expressed in terms of d3 as 
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Equation (17) indicates that there is freedom in choosing d3. If phase-shifted modulation (which is 
commonly adopted for controlling multilevel converters [14], [33]–[36] to boost the effective switching 
frequency) is adopted here, the active switching states are State 1, State 3 and State 4 when dA+dB ≥1, while 
they become State 2, State 3 and State 4 when dA+dB < 1 (see Fig. 5, where dA and dB are modulated using 
two out-of-phase triangular carriers, Carrier_a and Carrier_b, respectively). In both scenarios, the voltage 
across the inductor is switched between three voltage levels. Mathematically, Fig. 5 indicates that  
 
 
1 3 4
2 3 4
111 1
.
111 1
A B
A B
d d d d d
d d d d d
    

    
     (18) 
Combinations of (17) and (18) leads to d1–d4, which can be expressed as  
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In Fig. 6, d1–d4, dA and dB are plotted versus vac, iac, vdc and vc over one line period based on (1), (3), (4), 
(11), (19), (20) and the circuit specifications listed in Table IV. Fig. 6 shows that dA and dB are within 0–100%, 
indicating that the operating constraints are satisfied. Moreover, as dA+dB < 1 throughout Tline, d1 is always 
equal to zero in this specific design, i.e., switching State 1 is deactivated. 
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Fig. 5. Gate signal generated by two out-of-phase triangular carriers when (a) dA+dB ≥1 and (b) dA+dB <1. 
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Fig. 6. Calculated vac, iac, vdc, vc, d1–d4, dA, and dB over one line period. 
III. ENHANCED AUTOMATIC POWER DECOUPLING CONTROL 
Theoretically, dA and dB can be calculated based on (11) for open-loop control of the rectifier. However, 
the derivation of (11) does not take into consideration the power losses, nonlinearities and component 
tolerances which are non-negligible in practical design. Thus, a closed-loop controller must be developed to 
complement the system’s operation. Here, a nonlinear closed-loop control method based on Enhanced 
Automatic-Power-Decoupling (E-APD) control is adopted [37], [38]. The design procedures of the controller 
are described as follows.  
From Fig. 4, the state-space-averaged equations of the proposed rectifier can be obtained as  
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Meanwhile, with reference to APD control strategy, the control outputs are selected as  
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which represents the dc-port and ac-port dynamics, respectively [37].  
Equations (21) indicates that the system is highly coupled (between the system states and the control inputs 
dA and dB) and highly nonlinear (due to the multiplying operation of the control inputs and the system states). 
By differentiating the first equation of (22) with time, one has 
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If two new control inputs uA and uB are introduced such that  
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the original coupled and nonlinear system is now numerically transformed into two decoupled and linear 
subsystems. By solving (23) and (24), the feedback-linearization-decoupling law to convert the new control 
inputs back to the original control inputs can be derived as 
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Fig. 7. Overall control diagrams of the employed enhanced automatic-power-decoupling control. 
With reference to (24), the control of the rectifier can be achieved using simple linear controllers. As shown 
in Fig. 7, uA is obtained using a proportional controller Pi, while uB is directly derived from |𝑖𝑎𝑐
∗ | based on 
(22). Once uA and uB are known, dA and dB can be calculated using (25) for generating gate driving signals. In 
Fig. 7, the reference signal iL
* is obtained from an outer voltage loop regulating vdc at vdc
*, while |𝑖𝑎𝑐
∗ | is derived 
from a second voltage loop regulating 𝑉?̅? at 𝑉?̅?
*. Here, a notch filter with a stopping band at the double-line 
frequency is employed to extract 𝑉?̅?. The design of the PI controllers for the two voltage regulation loops and 
that of the P controller for the current regulation loop follow that of a conventional linear controller and are 
not detailed here [37]. 
IV. DESIGN CONSIDERATIONS 
A. Active Switches and Diodes Design 
Table II. Voltage stresses and maximum voltage stress for SA, DA, SB, DB, SC and DC. 
Operating 
State 
SA DA BSB BSC 
State 1 0 vc 0 |𝑣𝑎𝑐| − 𝑣𝑐 
State 2 vc 0 |𝑣𝑎𝑐| − 𝑣𝑐 0 
State 3 0 vc |𝑣𝑎𝑐| − 𝑣𝑐 0 
State 4 vc 0 0 |𝑣𝑎𝑐| − 𝑣𝑐 
Minimum 
voltage rating 
VA VA 
SB DB SC DC 
VB+ VB VB VB+ 
 
Table II summarizes the voltages across each power device during State 1– State 4. It is evident that the 
minimum voltage ratings of SA and DA (i.e., VA) are the peak voltage of vc. From (3), VA can be expressed as 
  2
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which is highlighted in Fig. 8. On the other hand, Table II shows that the voltage stresses across the two bi-
quadrant switches BSB and BSC are |𝑣𝑎𝑐| − 𝑣𝑐 which is bipolar according to Fig. 8. Notice that SC and DB are 
ON when |𝑣𝑎𝑐| − 𝑣𝑐 ≥ 0. Thus, the minimum voltage ratings of SB and DC (i.e., VB+) are 
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Similarly, when |𝑣𝑎𝑐| − 𝑣𝑐 < 0, SB and DC are ON. The minimum voltage ratings of SC and DB (i.e., VB) 
then equal to  
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Fig. 8. Illustration of voltage stresses of all power devices during line period. 
With the aid of (26)–(28), VA, VB+ and VB can be plotted against the output power and the flying capacitance 
used. The results are shown in Fig. 9(a) and (b) and are compared against Vac, where Vac = 1102 V, Vdc = 48 
V, and 𝑉?̅?= 83 V. According to Fig. 9, the following key observations can be made:  
(1) In Fig. 9(a), VA and VB+ scale monotonically with Pdc, while VB is constant and equals to 𝑉?̅?. The 
increase of VA and VB+ with Pdc is due to the increased voltage ripple Δvc as Pdc increases. Consequently, VA 
and VB+ should be designed at full power; 
(2) In Fig. 9(b), VA and VB+ decreases with the increase of Cb for a constant Pdc, while VB still equals to 𝑉?̅?. 
Again, the decrease of VA and VB+ is simply due to a smaller Δvc when a larger Cb is employed; 
(3) In this particular design where 𝑉?̅? is selected closed to half of Vac (i.e., 𝑉?̅? = 0.53 Vac), VA, VB+ and VB 
are also found to be closed to half of Vac for a wide range of Pdc and Cb. In contrast, the voltage stresses of all 
power devices in the conventional buck PFC rectifier are Vac. That is, the voltage stresses in the proposed 
rectifier are almost halved as compared to that of the conventional buck PFC rectifier.  
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(a)      (b) 
Fig. 9. The minimum voltage stresses versus (a) output power and (b) flying capacitance.  
On the other hand, as the inductor current iL flows through each switching component according to Fig. 4, 
the minimum current ratings Istress for all the switching devices are identical and equal to the peak of iL, i.e.,  
  _
0
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2line
L rateddc
stress L
t T
dc
iV
I i
R 

   ,     (29) 
where ∆iL_rated is the rated high-frequency inductor current ripple which will be designed in Section IV-C. 
B. Flying Capacitor Design 
The design of Cb is essentially a compromise between system’s power density and the system’s operating 
constraints. In particular, Cb should be minimized while satisfying the constraints of (12). 
Combination of (1), (4) and (12) leads to the design constraints of Cb as: 
 1 2max , ,b b bC C C       (30) 
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Given Pdc=48 W, Vdc = 48 V, and Vac = 1102 V, and 𝑉?̅?= 83 V, one has Cb1 = 19.4 μF, and Cb2 =31.4 μF. 
Therefore, Cb = 40 μF is selected in this design. 
C. Inductor Design 
The inductor L should be designed such that (i) the rectifier operates in the CCM and (ii) the peak-to-peak 
switching-frequency inductor current ripple ∆iL is less than a pre-specified value ∆iL_rated. 
The CCM of operation requires that 
2
L L
i i  .       (33) 
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V
i
R
  .      (34) 
To satisfy design criteria (ii), ∆iL needs to be resolved.  
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Fig. 10. Schematic diagram of the inductor current during one switching period. 
The schematic waveform of iL within one switching cycle Ts is depicted in Fig. 10. At time instances t1–t6, 
iL reaches its local peak/valley with a value of iLn, respectively, where n {1, 2, 3, 4, 5, 6}, and 
   1 ,  1,2,3,4,5Lm LmL mi i i m     ,     (35) 
with ΔiLm being the incremental inductor current during the interval from tm to tm+1. According to the annotated 
switching states in Fig. 10 and the corresponding inductor voltage in Table I, ΔiLm can be derived as  
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Therefore, ∆iL during the kth switching cycle is 
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which is a function of L. The minimum inductance Lmin can be obtained by equating the maximum ∆iL over 
Tline to ∆iL_rated. With the aid of (1), (4), (19) and (20), Lmin is resolved as  
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Fig. 11(a) and (b) illustrate the calculated Lmin against Pdc and Vdc, respectively. Here, a switching frequency 
of fs = 50 kHz, ΔiL_rated = 0.6 A, Cb = 40 μF, Vac = 1102 V, and 𝑉?̅? = 83 V are utilized in the calculation. Fig. 
11 shows that Lmin scales proportionally with Pdc and Vdc. Therefore, Lmin should be selected at the full power 
and the maximum Vdc. Based on Fig. 11, Lmin = 0.965 mH is needed for the 48-W/48-V system. Therefore, L 
= 1 mH is selected in the final design.  
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Fig. 11. The minimum inductance requirement for the proposed PFC rectifier versus (a) output power and (b) output voltage. 
D. Comparison with Conventional Buck PFC Rectifier and PPB embeded Buck PFC Rectifiers 
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Fig. 12. Circuit diagrams of (a) conventional buck PFC rectifier, (b) the prior-art PPB embedded switching buck PFC rectifier in 
[26] and (c) the proposed three-level flying-capacitor buck PFC rectifier. 
Referring to [39], the averaged line current 𝑖𝑎𝑐
′  of the covnentional buck PFC rectifier over Ts during half 
line period can be expressed as 
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where 0 = arcsin (Vdc/Vac).  
The averaged inductor current 𝑖𝐿
′  of the conventional buck PFC rectifier is [39]: 
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Based on (1), (9), (39) and (40), the line and the inductor currents of the conventional buck PFC rectifier, 
the prior-art and the proposed PFC rectifier are plotted and compared in Fig. 13. A further comparison 
regarding several key figure-of-merits is also made in Table III. These comparisons are conducted under 
identical operating conditions: fsw = 50 kHz, Pdc=48 W, Vdc = 48 V, Vac = 1102 V, and ΔiL_rated = 0.6 A. The 
average buffering capacitor voltage for the prior-art PFC rectifier in [26] is chosen as 𝑉?̅?= 1.15Vac=180 V, and 
that for the proposed rectifier is 𝑉?̅?= 0.53Vac=83 V. The buffering capacitance of the conventional buck PFC 
rectifier is designed to achieve a 3% peak-to-peak dc voltage ripple.  
The conventional buck PFC rectifier is used as benchmark in the comparison, and its parameters can be 
calculated as: buffer capacitance Cb =1840 μF; peak voltage of Cb, vc_peak = 48 V; main inductance L=1.1 mH; 
peak inductor current Ipeak=2.56 A; peak voltage stress of active switches for SA and DA are 155 V.  
0
0.5
1
1.5
2
2.5
0
50
100
150
0 ππ/2π/4 3π/4
ωt
V
o
lt
ag
e 
 [
V
]
In
d
u
ct
o
r 
c
u
rr
en
t 
 [
A
]
θ0 π–θ0
vac
vdc
Proposed and 
prior-art buck 
PFC
Conventional buck PFC
2.26
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
In
p
u
t 
cu
rr
en
t 
 [
A
]
iL
iac
Conventional 
buck PFC
iL
Proposed 
and prior-art 
buck PFC
iac
,
,
 
Fig. 13. Comparison of calculated ac input and inductor currents of the conventional and proposed buck PFC rectifiers. 
Table III. Comparison of the three buck PFC rectifiers in Fig. 12 (Normalized by conventional buck PFC). 
 
Conventional buck PFC 
rectifier (Fig. 12 (a)) 
Prior-art PPB embedded 
switching buck PFC rectifier 
(Fig. 12 (b)) 
Proposed three-level buck 
PFC rectifier (Fig. 12c)) 
Unity power factor achievable No Yes Yes 
Power buffering method Passive Active Active 
Normalized energy storage 
requirement of Cb, 2_0.5 b c peakC V  
(p.u.) 
1 0.34 0.094 
Normalized energy storage 
requirement of L, 20.5 peakLI  (p.u.) 
1 0.298 0.227 
Normalized voltage stress of 
active switches (p.u.) 
SA: 1 
SA: 1.23 
SC: 1.16 
SA: 0.645 
SB: 0.497 
SC: 0.535 
Normalized voltage stress of 
diodes (p.u.) 
DA: 1 DA: 1.23 
DA: 0.645 
DC: 0.497 
Normalized current stress (p.u.) 1 0.508 0.508 
 
From Fig. 13 and Table III, the three rectifiers in Fig. 12 are compared in the following four aspects: 
(i) Power factor and THD. The proposed rectifier and the prior-art rectifier have a pure sinusoidal line 
current resulting in higher power factor and lower THD compared with conventional PFC rectifier, of which 
the line current is discontinuous; 
(ii) Volume of Cb. Table III shows that the energy storage requirement of Cb of the conventional buck PFC 
rectifier is relatively large, therefore electrolytic capacitors are typically adopted for Cb. For the prior-art and 
the proposed rectifiers, the energy storage requirements of Cb are reduced by 66% and 90.6%, respectively, 
as compared to that of the conventional buck PFC rectifier, leading to the viability of adopting non-electrolitic 
capacitors e.g. film or ceramic capacitors, in the circuit. As the volume of capacitor is directly proportional to 
its energy storage requirement 0.5CbVc
2
_peak, the above results also indicate that the proposed rectifier can 
achieve a volume reduction of 72.4% in Cb as compared with the prior-art PFC rectifier, assuming an identical 
dielectric material for the non-electrolitic capacitors; 
(iii) Volume of L. The core volume of an inductor is directly proportional to the energy storage requirement 
0.5L𝐼𝑝𝑒𝑎𝑘
2 , assuming the same core permeability and maximum operating flux density. Table III suggests that 
the proposed rectifier can achieve a core volume reduction of 77% and 23.4%, respectively, as compared with 
the conventional and the prior-art PFC rectifiers, respectively; 
(iv) Voltage and current stresses. Table III indicates that the voltage stresses of the active switches (i.e., SA 
and SC) of the prior-art PFC rectifier are of 23% and 16%, respectively, higher than that for SA in the 
conventional buck PFC rectifier. On the other hand, a voltage stress reduction of 35.5%, 50.3%, and 46.5%, 
respectively for SA, SB, and SC, is achieved with the proposed rectifier than with the conventional buck PFC 
rectifier. Meanwhile, the current ratings for all switching devices of the prior-art and the proposed rectifiers 
are reduced by 49%, as compared to the conventional buck PFC rectifier, due to the reduction of the peak 
inductor current.  
V. EXPERIMENTAL VERIFICATION 
Table IV. Key Experiment Parameters. 
Parameters Values Parameters Values 
Input ac RMS voltage 110 V Line frequency 60 Hz 
output dc voltage Vdc 48 V Switching frequency fs 50 kHz 
Full output power 48 W Flying capacitor Cb CKG57NX7T2E335M500JH × 20 
Inductor L 2300LL-102 Output capacitor Cdc CKG57KX7S2A156M335JH 
D1–D4, DA and DC SBR10U200P5 SA–SC EPC2010C 
Input EMI filter 
2300LL-102 
CKG57KX7T2J474M335JH 
  
 
A proof-of-concept 48-W prototype with the component specifications given in Table IV is constructed 
and tested as shown in Fig. 14. The design of the rectifier strictly follows that described in Section IV. The 
effect of capacitance derating of ceramic capacitors due to DC voltage bias are also considered [40]. 
Additionally, the front-end EMI filter is designed to have a cut-off frequency of 10 kHz to filter the switching-
frequency harmonic current. The E-APD controller is implemented using a low-cost DSP (TMS320F28069). 
With a measured box dimension of 2.8 cm * 4.3 cm * 1.7 cm (1.09 in * 1.68 in * 0.66 in) and a total volume 
of 20.5 cm3 (1.2 in3), the rectifier prototype achieves a power density of 2.34 W/cm3 (40 W/in3) for the power 
stage of the converter. 
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Fig. 14. Photograph of the experimental setup. 
The steady-state waveforms of the proposed PFC rectifier at full load are shown in Fig. 15(a). It can be 
seen that unity power factor is achieved and that Vdc is well regulated at 48 V with negligible low-frequency 
voltage ripples (i.e., 3.5% of Vdc). Meanwhile, vc is pulsating significantly at a double-line frequency, 
indicating Cb is effectively buffering the pulsating ripple power. Fig. 15(b) and (c) further illustrate the voltage 
waveforms of all switching devices in comparison with vac and vc. Fig. 15(b) clearly shows that the voltages 
across SA and DA are clamped by vc. In Fig. 15(b), a differential voltage of |𝑣𝑎𝑐| − 𝑣𝑐 is imposed on SB and DC 
when |𝑣𝑎𝑐| ≥ 𝑣𝑐; while a voltage of 𝑣𝑐 − |𝑣𝑎𝑐| is imposed on SC and the diode bridge when |𝑣𝑎𝑐| ≤ 𝑣𝑐. The 
observations in Fig. 15(b) and (c) validated the reduced voltage stresses achievable with the proposed PFC 
rectifier. 
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(b)      (c) 
Fig. 15. Measured steady-state (a) waveforms of the proposed PFC rectifier; (b) voltage waveforms of SA, DA, Cb and ac 
input voltage; (c) voltage waveforms of SB, SC, DC, and D1. 
The transient performance of the proposed rectifier are also tested and the waveforms are captured as shown 
in Fig. 16 (a) and (b). In Fig. 16 (a), the load is step changed between 28 W and 48 W. With the proposed E-
APD controller, vdc is almost immune to both step-up and -down load change. A step change of the load leads 
to a step change of the ripple power between the ac input and the dc output. Due to the robustness of the E-
APD control strategy, the ripple power is automatically transferred to Cb, resulting in a sudden voltage 
undershoot/overshoot of vc subsequent to the transient interval. In Fig. 16 (b), a step change of the line voltage 
between 95 Vrms to 110 Vrms is conducted. Despite large line voltage variations, vdc again retains tight 
voltage regulation and demonstrates strong robustness against the line voltage disturbances.  
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(a)                                                                                                    (b) 
Fig. 16. Dynamic waveforms of the proposed rectifier in response to (a) a step change of the load and (b) a step change of 
the line voltage. 
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(c) 
Fig. 17. Measured (a) efficiency, (b) input power factor and THD of the proposed PFC rectifier versus the output power and 
(c) estimated loss breakdown. 
Fig. 17(a) records the rectifier’s power conversion efficiency from 10 W to 48 W. The rectifier reaches a 
peak efficiency of 96.1%. Overall, the efficiency curve is fairly flat over a wide load range. The power factor 
and the THD of the proposed rectifier are also measured and shown in Fig. 17(b). A power factor of 0.998 
and a THD of 2.2% are achieved when the rectifier operates at full load 48 W. Finally, an estimated power 
loss breakdown is illustrated in Fig. 17 (c) at full load (i.e., 48 W). The results show that the major losses of 
the rectifier are the diodes’ conduction and reverse recovery losses (72.8%).  
 
CONCLUSIONS 
In this paper, a three-level flying-capacitor buck PFC rectifier without electrolytic capacitor is proposed. 
By exploiting the switching states of the conventional three-level flying-capacitor converter, we are able to 
embed active pulsating-power-buffering function into the operation of the converter. The proposed solution 
is found to have lower voltage/current stresses, reduced magnetic and capacitive footprint, as well as a higher 
PF and a lower THD, as compared to those of a conventional buck PFC converter. Despite the use of a slighted 
complicated nonlinear controller, the proposed solution demonstrates strong robustness against load and line 
voltage disturbances while the power conversion efficiency remains higher than 95.5% for a wide load range. 
The proposed solution extends the existing single-phase PFC rectifier families which has an active PPB 
function, and may lead to new circuit topologies towards achieving H3 single-phase power conversion. 
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